Volume 3, Issue 3

Design and Simulation of 256 bit 64-point FFT Using RADIX 4 Algorithm

Author

K. Praveen Kumar 1*, M. Srinivasarao2 and K. Venugopal3

Abstract

A Parallel and pipelined Fast Fourier transform(FFT) processor for use in
the orthogonal frequency division multiplexer .it is important to develop a
high performance FFT processor to meet the requirements of the real time
and low cost in many different systems. Un like being stored in the
traditional ROM, the twiddle factors in our pipelined FFT processor can be
accessed directly. here we simulated and synthesized the 256 bit 64 point
FFT with radix 4 using VHDL coding and simulation and synthesis done by
Modelsim ISE and Xilinx ISE design suite respectively.

DOI

https://doi.org/10.62226/ijarst20140334

PAGES : 163-171 | 43 VIEWS | 89 DOWNLOADS

Download Full Article